Self-Dithered Digital Delta-Sigma Modulators for Fractional-N PLL
نویسندگان
چکیده
Digital delta-sigma modulators (DDSMs) applied in fractional-N frequency synthesizers suffer from spurious tones which undermine the synthesizer’s spectral purity. We propose a solution featuring no hardware overhead while achieving equivalent spur elimination effect as using LFSR-dithering. This method can be implemented on MASH and single-loop DDSMs of 3rdand 2nd-order. key words: Digital delta-sigma modulator (DDSM), fractional-N PLL, dither.
منابع مشابه
Delta - Sigma Modulator PLLs With Dithered Divide - Ratio
A phase-locked loop (PLL) with frequency resolution in steps smaller than the reference oscillator is often wanted. Although this can be accomplished with a fractional-N PLL, in which the divide ratio is varied between N and N+1 at a defined rate, this technique generates undesired spurs. An alternative is to use a delta-sigma modulator in which the divide ratio (divisor) is dithered, eliminati...
متن کاملDelta-Sigma Fractional-N Phase-Locked Loops
This paper presents a tutorial on delta-sigma fractional-N PLLs for frequency synthesis. The presentation assumes the reader has a working knowledge of integer-N PLLs. It builds on this knowledge by introducing the additional concepts required to understand ΔΣ fractional-N PLLs. After explaining the limitations of integerN PLLs with respect to tuning resolution, the paper introduces the delta-s...
متن کاملTime-Mode Signal Quantization for Use in Sigma-Delta Modulators
The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...
متن کاملDecrease in Hardware Consumption and Quantization Noise of Digital Delta-Sigma Modulators and Implementation by VHDL
A new structure is presented for digital delta-sigma modulator (DDSM). Novel architecture decreases hardware consumption, output quantization noise and spurs in Comparison to previous architectures. In order to reduce the delay, power consumption and increase maximum working frequency, the pipelining technique and the carry skip adder are used. Simulation proposed architecture shows that the qu...
متن کاملA Clock Regenerator using Two 2 Order Sigma-Delta Modulators for Wide Range of Dividing Ratio
This paper presents a clock regenerator using two 2 order Σ-Δ (sigma-delta) modulators for wide range of dividing ratio as defined in HDMI standard. The proposed circuit adopts a fractional-N frequency synthesis architecture for PLL-based clock regeneration. By converting the integer and decimal part of the N and CTS values in HDMI format and processing separately at two different Σ-Δ modulator...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEICE Transactions
دوره 94-C شماره
صفحات -
تاریخ انتشار 2011